Skip to content
Python application

Small change to pick correct TP for reduced FPGA1 project #108

Sign in to view logs

Small change to pick correct TP for reduced FPGA1 project

Small change to pick correct TP for reduced FPGA1 project #108

Triggered via pull request June 4, 2025 12:48
@arydaryd
opened #70
Reduced_FPGA1
Status Success
Total duration 28s
Artifacts –

python-app.yml

on: pull_request
build
21s
build
Fit to window
Zoom out
Zoom in