Skip to content

Commit 8eb76db

Browse files
committed
rs: add disasm_iter to tests
1 parent ea1ce32 commit 8eb76db

File tree

1 file changed

+10
-0
lines changed

1 file changed

+10
-0
lines changed

capstone-rs/src/test.rs

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4037,6 +4037,16 @@ fn test_owned_insn() {
40374037
for (insn, owned) in insns.iter().zip(&owned) {
40384038
assert_eq!(format!("{:?}", insn), format!("{:?}", owned));
40394039
}
4040+
4041+
// test disasm_iter
4042+
let mut iter_insns = cs.disasm_iter(X86_CODE, START_TEST_ADDR).unwrap();
4043+
let mut iter_owned: Vec<OwnedInsn> = vec![];
4044+
while let Some(insn) = iter_insns.next() {
4045+
iter_owned.push((&insn).into());
4046+
}
4047+
for (insn, owned) in insns.iter().zip(&iter_owned) {
4048+
assert_eq!(format!("{:?}", insn), format!("{:?}", owned));
4049+
}
40404050
}
40414051

40424052
/// Print register names

0 commit comments

Comments
 (0)