Skip to content

Commit e891ae0

Browse files
deeppatdeeppat
committed
Enable 2021.2 (#709)
* Enabled Xilinx 2021.2 tools * Added vitis_2021.2 examples and submodule * Updated aws_platform to xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
1 parent 428df77 commit e891ae0

29 files changed

+112
-144
lines changed

‎.gitmodules

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -14,3 +14,6 @@
1414
[submodule "Vitis/examples/xilinx_2021.1"]
1515
path = Vitis/examples/xilinx_2021.1
1616
url = https://github.com/Xilinx/Vitis_Accel_Examples
17+
[submodule "Vitis/examples/xilinx_2021.2"]
18+
path = Vitis/examples/xilinx_2021.2
19+
url = https://github.com/Xilinx/Vitis_Accel_Examples

‎Jenkinsfile

Lines changed: 16 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -126,15 +126,16 @@ task_label = [
126126
]
127127

128128
// Put the latest version last
129-
def xilinx_versions = [ '2021.1' ]
130-
def vitis_versions = ['2021.1' ]
129+
def xilinx_versions = [ '2021.2' ]
130+
def vitis_versions = ['2021.2' ]
131131

132132
// We want the default to be the latest.
133133
def default_xilinx_version = xilinx_versions.last()
134134

135135
def xsa_map = [
136136
'2020.2' : [ 'DYNAMIC':'dyn'],
137-
'2021.1' : [ 'DYNAMIC':'dyn']
137+
'2021.1' : [ 'DYNAMIC':'dyn'],
138+
'2021.2' : [ 'DYNAMIC':'dyn']
138139
]
139140

140141
def vitis_example_default_map = [
@@ -161,6 +162,12 @@ def vitis_example_default_map = [
161162
'RTL_Vadd_Debug': 'Vitis/examples/xilinx/rtl_kernels/rtl_vadd_hw_debug',
162163
'gemm_blas': 'Vitis/examples/xilinx/library_examples/gemm'
163164
],
165+
'2021.2' : [
166+
'Hello_World_1ddr': 'Vitis/examples/xilinx/ocl_kernels/cl_helloworld',
167+
'Gmem_2Banks_2ddr': 'Vitis/examples/xilinx/ocl_kernels/cl_gmem_2banks',
168+
'Kernel_Global_Bw_4ddr': 'Vitis/examples/xilinx/performance/kernel_global_bandwidth',
169+
'RTL_Vadd_Debug': 'Vitis/examples/xilinx/rtl_kernels/rtl_vadd_hw_debug'
170+
],
164171
]
165172

166173
def simulator_tool_default_map = [
@@ -193,6 +200,12 @@ def simulator_tool_default_map = [
193200
'vcs': 'synopsys/vcs-mx/R-2020.12',
194201
'questa': 'questa/2020.4',
195202
'ies': 'incisive/15.20.083'
203+
],
204+
'2021.2' : [
205+
'vivado': 'xilinx/Vivado/2021.2',
206+
'vcs': 'synopsys/vcs-mx/R-2020.12',
207+
'questa': 'questa/2020.4',
208+
'xcelium': '20.09.006'
196209
]
197210
]
198211

‎Jenkinsfile_int_sims

Lines changed: 11 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -36,7 +36,7 @@ task_label = [
3636
]
3737

3838
// Put the latest version last
39-
def xilinx_versions = [ '2021.1' ]
39+
def xilinx_versions = [ '2021.2' ]
4040

4141
// We want the default to be the latest.
4242
def default_xilinx_version = xilinx_versions.last()
@@ -71,6 +71,12 @@ def simulator_tool_default_map = [
7171
'vcs': 'synopsys/vcs/R-2020.12',
7272
'questa': 'questa/2020.4',
7373
'ies': 'incisive/15.20.083'
74+
],
75+
'2021.2' : [
76+
'vivado': 'xilinx/Vivado/2021.2',
77+
'vcs': 'synopsys/vcs/R-2020.12',
78+
'questa': 'questa/2020.4',
79+
'xcelium': 'xcelium/20.09.006'
7480
]
7581
]
7682

@@ -156,7 +162,7 @@ if (test_sims) {
156162
def simulators = ['vivado']
157163
def sim_nodes = [:]
158164
if(params.internal_simulations) {
159-
simulators = ['vcs', 'ies', 'questa', 'vivado']
165+
simulators = ['vcs', 'xcelium', 'questa', 'vivado']
160166
}
161167

162168
for (x in cl_names) {
@@ -165,7 +171,7 @@ if (test_sims) {
165171
String xilinx_version = y
166172
String cl_name = x
167173
String simulator = z
168-
if((cl_name == 'cl_vhdl_hello_world') && (simulator == 'ies')) {
174+
if((cl_name == 'cl_vhdl_hello_world') && (simulator == 'xcelium')) {
169175
println ("Skipping Simulator: ${simulator} CL: ${cl_name}")
170176
continue;
171177
}
@@ -179,7 +185,7 @@ if (test_sims) {
179185
def tool_module_map = simulator_tool_default_map.get(xilinx_version)
180186
String vcs_module = tool_module_map.get('vcs')
181187
String questa_module = tool_module_map.get('questa')
182-
String ies_module = tool_module_map.get('ies')
188+
String xcelium_module = tool_module_map.get('xcelium')
183189
String vivado_module = tool_module_map.get('vivado')
184190

185191
if(params.internal_simulations) {
@@ -199,7 +205,7 @@ if (test_sims) {
199205
module load ${vivado_module}
200206
module load ${vcs_module}
201207
module load ${questa_module}
202-
module load ${ies_module}
208+
module load ${xcelium_module}
203209
source $WORKSPACE/hdk_setup.sh
204210
python2.7 -m pytest -v $WORKSPACE/hdk/tests/simulation_tests/test_sims.py -k \"${key}\" --junit-xml $WORKSPACE/${report_file} --simulator ${simulator} --batch 'TRUE'
205211
"""

‎README.md

Lines changed: 18 additions & 18 deletions
Original file line numberDiff line numberDiff line change
@@ -50,16 +50,17 @@ AWS marketplace offers multiple versions of the FPGA Developer AMI. The followin
5050

5151
## Xilinx tool support
5252

53-
| Developer Kit Version | Tool Version Supported | Compatible FPGA Developer AMI Version |
54-
|-----------|-----------|------|
55-
| 1.4.21+ | 2021.1 | v1.11.X (Xilinx Vivado/Vitis 2021.1) |
56-
| 1.4.18+ | 2020.2 | v1.10.X (Xilinx Vivado/Vitis 2020.2) |
57-
| 1.4.16+ | 2020.1 | v1.9.0-v1.9.X (Xilinx Vivado/Vitis 2020.1) |
58-
| 1.4.13+ | 2019.2 | v1.8.0-v1.8.X (Xilinx Vivado/Vitis 2019.2) |
59-
| 1.4.11+ | 2019.1 | v1.7.0-v1.7.X (Xilinx Vivado/SDx 2019.1) |
60-
| 1.4.8 - 1.4.15b | 2018.3 | v1.6.0-v1.6.X (Xilinx Vivado/SDx 2018.3) |
61-
| 1.4.3 - 1.4.15b | 2018.2 | v1.5.0-v1.5.X (Xilinx Vivado/SDx 2018.2) |
62-
|⚠️ 1.3.7 - 1.4.15b | 2017.4 | v1.4.0-v1.4.X (Xilinx Vivado/SDx 2017.4) ⚠️|
53+
| Developer Kit Version | Tool Version Supported | Compatible FPGA Developer AMI Version |
54+
|-----------------------|------------------------|---------------------------------------------|
55+
| 1.4.23+ | 2021.2 | v1.12.X (Xilinx Vivado/Vitis 2021.2) |
56+
| 1.4.21+ | 2021.1 | v1.11.X (Xilinx Vivado/Vitis 2021.1) |
57+
| 1.4.18+ | 2020.2 | v1.10.X (Xilinx Vivado/Vitis 2020.2) |
58+
| 1.4.16+ | 2020.1 | v1.9.0-v1.9.X (Xilinx Vivado/Vitis 2020.1) |
59+
| 1.4.13+ | 2019.2 | v1.8.0-v1.8.X (Xilinx Vivado/Vitis 2019.2) |
60+
| 1.4.11+ | 2019.1 | v1.7.0-v1.7.X (Xilinx Vivado/SDx 2019.1) |
61+
| 1.4.8 - 1.4.15b | 2018.3 | v1.6.0-v1.6.X (Xilinx Vivado/SDx 2018.3) |
62+
| 1.4.3 - 1.4.15b | 2018.2 | v1.5.0-v1.5.X (Xilinx Vivado/SDx 2018.2) |
63+
| ⚠️ 1.3.7 - 1.4.15b | 2017.4 | v1.4.0-v1.4.X (Xilinx Vivado/SDx 2017.4) ⚠️ |
6364

6465
⚠️ Developer kit release v1.4.16 will remove support for Xilinx 2017.4, 2018.2, 2018.3 toolsets. While developer kit release v1.4.16 onwards will not support older Xilinx tools, you can still use them using HDK releases v1.4.15b or earlier.
6566
Please check out [the latest v1.4.15b release tag from Github](https://github.com/aws/aws-fpga/releases/tag/v1.4.15b) to use Xilinx 2017.4, 2018.2, 2018.3 toolsets.
@@ -71,10 +72,10 @@ For software-defined development please look at the runtime compatibility table
7172

7273
### End of life Announcements
7374

74-
| Xilinx Tool version | State | Statement |
75-
|-----------|-----------|------|
76-
| 2017.1 | 🚫 Deprecated on 09/01/2018 | Developer kit versions prior to v1.3.7 and Developer AMI prior to v1.4 (2017.1) [reached end-of-life](https://forums.aws.amazon.com/ann.jspa?annID=6068). |
77-
| 2017.4 | ⚠️ Upcoming deprecation on 12/31/2021 | Support for Xilinx 2017.4 toolsets will be deprecated on 12/31/2021. Please check our [forum announcement for more details](https://forums.aws.amazon.com/ann.jspa?annID=8949). |
75+
| Xilinx Tool version | State | Statement |
76+
|-----------|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
77+
| 2017.1 | 🚫 Deprecated on 09/01/2018 | Developer kit versions prior to v1.3.7 and Developer AMI prior to v1.4 (2017.1) [reached end-of-life](https://forums.aws.amazon.com/ann.jspa?annID=6068). |
78+
| 2017.4 | 🚫 Deprecated on 12/31/2021 | [Support for Xilinx 2017.4 toolsets was deprecated on 12/31/2021](https://forums.aws.amazon.com/ann.jspa?annID=8949). |
7879

7980
## Hardware Development Kit (HDK)
8081

@@ -123,7 +124,7 @@ The [SDK directory](./sdk/README.md) includes the runtime environment required t
123124
* 1-8 Xilinx UltraScale+ VU9P based FPGA slots
124125
* Per FPGA Slot, Interfaces available for Custom Logic(CL):
125126
* One x16 PCIe Gen 3 Interface
126-
* Four DDR4 RDIMM interfaces (with ECC)
127+
* Four DDR4 RDIMM interfaces (72-bit with ECC, 16 GiB each; 64 GiB total)
127128
* AXI4 protocol support on all interfaces
128129
* User-defined clock frequency driving all CL to Shell interfaces
129130
* Multiple free running auxiliary clocks
@@ -219,8 +220,7 @@ Documentation is located throughout this developer kit and the table below conso
219220

220221
# Developer Support
221222

222-
* The [**Amazon FPGA Development User Forum**](https://forums.aws.amazon.com/forum.jspa?forumID=243&start=0) is the first place to go to post questions, learn from other users and read announcements.
223-
* We recommend joining the [AWS forums](https://forums.aws.amazon.com/forum.jspa?forumID=243) to engage with the FPGA developer community, AWS and Xilinx engineers to get help.
223+
* [**AWS Re:Post**](https://repost.aws/) is the first place to go to post questions, learn from other users, to engage with the FPGA developer community, AWS and Xilinx engineers to get help.
224224

225-
* You could also file a [Github Issue](https://github.com/aws/aws-fpga/issues) for support. We prefer the forums as this helps the entire community learn from issues, feedback and answers.
225+
* You could also file a [Github Issue](https://github.com/aws/aws-fpga/issues) for support. We prefer AWS Re:Post as this helps the entire community learn from issues, feedback and answers.
226226
* Click the "Watch" button in GitHub upper right corner to get regular updates.

‎RELEASE_NOTES.md

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,9 @@
22

33
**NOTE:** See [ERRATA](./ERRATA.md) for unsupported features
44

5+
## Release 1.4.22
6+
* FPGA developer kit now supports Xilinx Vivado/Vitis 2021.2
7+
58
## Release 1.4.22
69
* FPGA developer kit update to upgrade Virtual Ethernet to support jumbo frames using newer versions of dpdk/pktgen
710

‎SDAccel/FAQ.md

Lines changed: 2 additions & 21 deletions
Original file line numberDiff line numberDiff line change
@@ -82,25 +82,6 @@ A: We support creating AFI's from CL's that have been built to work at Frequenci
8282
# Additional Resources
8383

8484
* The [AWS SDAccel README](README.md).
85-
* Xilinx web portal for [Xilinx SDAccel documentation](https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html?resultsTablePreSelect=xlnxdocumenttypes:SeeAll#documentation)
85+
* Xilinx web portal for [Xilinx SDAccel documentation](https://www.xilinx.com/products/design-tools/legacy-tools/sdaccel.html)
8686
* [Xilinx SDAccel GitHub repository](https://github.com/Xilinx/SDAccel_Examples)
87-
88-
* Links pointing to **2017.4** version of the user guides
89-
* [UG1023: SDAccel Environment User Guide][UG1023 2017.4]
90-
* [UG1021: SDAccel Environment Tutorial: Getting Started Guide (including emulation/build/running on H/W flow)][UG1021 2017.4]
91-
* [UG1207: SDAccel Environment Optimization Guide][UG1207 2017.4]
92-
* [UG1238: SDx Development Environment Release Notes, Installation, and Licensing Guide][UG1238 2017.4]
93-
* [SDAccel_landing_page](https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html)
94-
* [Vivado HLS landing page](https://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html
95-
* [Vivado landing page](https://www.xilinx.com/products/design-tools/vivado.html)
96-
* [SDAccel Environment User Guide](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug1023-sdaccel-user-guide.pdf)
97-
* [SDAccel Intro Tutorial](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug1021-sdaccel-intro-tutorial.pdf)
98-
* [SDAccel Environment Optimization Guide](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug1207-sdaccel-optimization-guide.pdf)
99-
* [Vivado Design Methodology](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug949-vivado-design-methodology.pdf)
100-
* [2017.4 SDAccel User Guide](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1023-sdaccel-user-guide.pdf)
101-
* [2017.4 SDAccel Intro Tutorial](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1021-sdaccel-intro-tutorial.pdf)
102-
* [2017.4 SDAccel Environment Optimization Guide](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1207-sdaccel-optimization-guide.pdf)
103-
* [Xilinx SDAccel documentation](https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html#documentation)
104-
* [Xilinx SDAccel GitHub repository](https://github.com/Xilinx/SDAccel_Examples)
105-
* [AWS SDAccel Readme](README.md)
106-
* [Debug HLS Performance: Limited memory ports](./docs/SDAccel_HLS_Debug.md)
87+
* [Debug HLS Performance: Limited memory ports](./docs/SDAccel_HLS_Debug.md)

‎SDAccel/docs/On_Premises_Development_Steps.md

Lines changed: 0 additions & 37 deletions
Original file line numberDiff line numberDiff line change
@@ -138,40 +138,3 @@ The steps required to deploy and execute your uploaded applocation are the same
138138
- Execute your application
139139

140140
All these are described in the [AWS SDAccel README]
141-
142-
143-
# Additional Resources
144-
145-
Xilinx web portal for [Xilinx SDAccel documentation] and for [Xilinx SDAccel GitHub repository]
146-
147-
Links pointing to **2017.4** version of the user guides
148-
149-
[UG1023: SDAccel Environment User Guide][UG1023 2017.4]
150-
151-
[UG1021: SDAccel Environment Tutorial: Getting Started Guide (including emulation/build/running on H/W flow)][UG1021 2017.4]
152-
153-
[UG1207: SDAccel Environment Optimization Guide][UG1207 2017.4]
154-
155-
[UG1238: SDx Development Environment Release Notes, Installation, and Licensing Guide][UG1238 2017.4]
156-
157-
[SDAccel_landing_page]: https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html
158-
[VHLS_landing_page]: https://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html
159-
[Vivado_landing_page]: https://www.xilinx.com/products/design-tools/vivado.html
160-
161-
[latest SDAccel Environment User Guide]: https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug1023-sdaccel-user-guide.pdf
162-
[latest UG1021]: https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug1021-sdaccel-intro-tutorial.pdf
163-
[latest SDAccel Environment Optimization Guide]: https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug1207-sdaccel-optimization-guide.pdf
164-
[latest UG949]: https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug949-vivado-design-methodology.pdf
165-
[latest UG902]: https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug902-vivado-high-level-synthesis.pdf
166-
167-
[UG1023 2017.4]: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1023-sdaccel-user-guide.pdf
168-
[UG1021 2017.4]: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1021-sdaccel-intro-tutorial.pdf
169-
[UG1207 2017.4]: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1207-sdaccel-optimization-guide.pdf
170-
[UG1238 2017.4]:http://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1238-sdx-rnil.pdf
171-
[Xilinx SDAccel documentation]: https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html#documentation
172-
[Xilinx SDAccel GitHub repository]: https://github.com/Xilinx/SDAccel_Examples
173-
174-
[SDAccel download and License instructions]:https://github.com/aws/aws-fpga/blob/master/hdk/docs/on_premise_licensing_help.md
175-
[Vivado download]:https://www.xilinx.com/products/design-tools/acceleration-zone/ef-vivado-sdx-vu9p-op-fl-nl.html
176-
[SDAccel Download Page]: https://www.xilinx.com/registration/sign-in.html?oamProtectedResource=wh%3Dwww.xilinx.com%20wu%3D%2Fmember%2Fforms%2Fdownload%2Fxef.html%3Ffilename%3DXilinx_SDx_op_2017.1_sdx_0715_1_Lin64.bin%26akdm%3D0%20wo%3D1%20rh%3Dhttp%3A%2F%2Fwww.xilinx.com%20ru%3D%252Fmember%252Fforms%252Fdownload%252Fxef.html%20rq%3Dfilename%253DXilinx_SDx_op_2017.1_sdx_0715_1_Lin64.bin%2526akdm%253D0
177-
[AWS SDAccel Readme]: ../README.md

‎SDAccel/docs/SDAccel_Guide_AWS_F1.md

Lines changed: 3 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22
*It is assumed that the reader has run the instructions found in the [AWS SDAccel README] successfully*
33

44

5-
This document provides a detailed reference to the [SDAccel Development Environment][SDAccel_landing_page] and its use with AWS F1 FPGA instances.
5+
This document provides a detailed reference to the SDAccel Development Environment and its use with AWS F1 FPGA instances.
66

77
The SDAccel environment allows kernels expressed in OpenCL or C/C++ to be accelerated by implementing them in custom FPGA hardware. The flexible SDAccel Development Environment also allows the acceleration to be performed using pre-existing RTL designs.
88

@@ -18,7 +18,7 @@ In addition, you can review the following useful documents:
1818

1919
SDAccel uses a compiler named `xocc` which can be thought of as similar to the GNU gcc compiler -i.e. it allows you to compile source code to create Xilinx object (.xo) files and then can link said .xo files together to create an executable program; the .xo files contain an RTL representation of the accelerated kernels and the executable program is the design to be programmed onto the AWS F1 FPGA.
2020

21-
When the source code is OpenCL or C/C++ the [Vivado High-Level Synthesis (HLS)][VHLS_landing_page] tool is used under-the-hood to create the RTL that implements the custom hardware to meet the required performance and then an .xo file is created using the [Vivado toolchain][Vivado_landing_page].
21+
When the source code is OpenCL or C/C++ the Vivado High-Level Synthesis (HLS) tool is used under-the-hood to create the RTL that implements the custom hardware to meet the required performance and then an .xo file is created using the [Vivado toolchain][Vivado_landing_page].
2222

2323
When the source code is RTL, the Vivado toolchain creates the .xo file directly without using Vivado HLS to generate any RTL description.
2424

@@ -165,15 +165,8 @@ Conversely, code which is simply a few lines of basic operations, and has no tas
165165
# Additional Resources
166166

167167
* The [AWS SDAccel README](../README.md).
168-
* Xilinx web portal for [Xilinx SDAccel documentation](https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html?resultsTablePreSelect=xlnxdocumenttypes:SeeAll#documentation)
169168
* [Xilinx SDAccel GitHub repository](https://github.com/Xilinx/SDAccel_Examples)
170-
* [Xilinx SDAccel landing page](https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html)
171-
* [Vivado landing page](https://www.xilinx.com/products/design-tools/vivado.html)
172-
* [SDAccel Environment User Guide](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1023-sdaccel-user-guide.pdf)
173-
* [SDAccel Intro Tutorial](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1021-sdaccel-intro-tutorial.pdf)
174-
* [SDAccel Environment Optimization Guide](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug1207-sdaccel-optimization-guide.pdf)
175-
* [UltraFast Design Methodology Guide](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug949-vivado-design-methodology.pdf)
176-
* [Vivado High Level Synthesis User Guide](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf)
169+
* [Xilinx SDAccel landing page](https://www.xilinx.com/products/design-tools/legacy-tools/sdaccel.html)
177170
* [On Premise Development steps](On_Premises_Development_Steps.md)
178171
* [SDAccel Power Analysis](SDAccel_Power_Analysis.md)
179172
* [FAQ](../FAQ.md)

‎Vitis/README.md

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -58,8 +58,8 @@ The F1 HW Target compile time is ~50 minutes, therefore, software and hardware e
5858

5959
* Sourcing the *vitis_setup.sh* script:
6060
* Downloads and sets the correct AWS Platform:
61-
* [AWS Vitis Platform](./aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2) that contains the dynamic hardware that enables Vitis kernels to run on AWS F1 instances.
62-
* Valid platforms for shell_v04261818: `AWS_PLATFORM_201920_2` (Default) AWS F1 Vitis platform.
61+
* AWS Vitis Platform that contains the dynamic hardware that enables Vitis kernels to run on AWS F1 instances.
62+
* Valid platforms for shell_v04261818: `AWS_PLATFORM_201920_3` (Default) AWS F1 Vitis platform.
6363
* Sets up the Xilinx Vitis example submodules.
6464
* Installs the required libraries and package dependencies.
6565
* Run environment checks to verify supported tool/lib versions.

0 commit comments

Comments
 (0)