Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Acoustic Modem - Demodulator VHDL #104

Open
6 tasks
Iyury1 opened this issue Jan 14, 2023 · 0 comments
Open
6 tasks

Acoustic Modem - Demodulator VHDL #104

Iyury1 opened this issue Jan 14, 2023 · 0 comments
Assignees

Comments

@Iyury1
Copy link

Iyury1 commented Jan 14, 2023

Summary

The demodulator contains two bandbass filters for the mark and space frequency, two integrator blocks taking input from the bandpass filters, and a comparator to select which integrator output is larger, which indicators if a mark or a space was received.
image

Checklist

  • Create VHDL entity for demodulator
  • Determine frequency of mark and space and design bandpass filter entities
  • Design itegrator entities
  • Design comparator entity
  • Instantiate components inside demodulator architecture
  • Create testbench for demodulator
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants