Commit c0dc6c5
authored
### Rationale for this change
Currently macOS arm64 wheels are trying to set `ARROW_SIMD_LEVEL=SSE4_2`
### What changes are included in this PR?
Set `ARROW_SIMD_LEVEL` to `SSE4_2` or `NEON` based on architecture
### Are these changes tested?
Via archery
### Are there any user-facing changes?
No but macOS wheels will use the SIMD optimizations.
* GitHub Issue: #49327
Authored-by: Raúl Cumplido <raulcumplido@gmail.com>
Signed-off-by: Sutou Kouhei <kou@clear-code.com>
1 parent 9a7e801 commit c0dc6c5
1 file changed
Lines changed: 2 additions & 1 deletion
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
39 | 39 | | |
40 | 40 | | |
41 | 41 | | |
| 42 | + | |
42 | 43 | | |
43 | 44 | | |
| 45 | + | |
44 | 46 | | |
45 | 47 | | |
46 | 48 | | |
| |||
68 | 70 | | |
69 | 71 | | |
70 | 72 | | |
71 | | - | |
72 | 73 | | |
73 | 74 | | |
74 | 75 | | |
| |||
0 commit comments