How to simulate the rst behavior in Amarath HDL?

[LSP35]

Could I toggle the reset signal in test case?

[whitequark]

You could create a clock domain explicitly and then set its rst signal the usual way.