Skip to content

Commit ce9efe6

Browse files
committed
Updated interrupt example
1 parent c9af506 commit ce9efe6

File tree

1 file changed

+5
-0
lines changed

1 file changed

+5
-0
lines changed

examples/raspberrypi/rp2xxx/src/interrupts.zig

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -67,6 +67,11 @@ pub fn main() !void {
6767

6868
interrupt.enable(timer_irq);
6969

70+
// Enable machine external interrupts on RISC-V
71+
if (rp2xxx.compatibility.arch == .riscv) {
72+
microzig.cpu.interrupt.core.enable(.MachineExternal);
73+
}
74+
7075
microzig.cpu.interrupt.enable_interrupts();
7176

7277
while (true) {

0 commit comments

Comments
 (0)