Skip to content
Pepijn de Vos edited this page Nov 17, 2024 · 2 revisions

PWRGRD

Ports

Port Size Direction
PDEN 1 input

Verilog Instantiation

PWRGRD pwrgrd_inst (
    .PDEN(PDEN)
);
Clone this wiki locally