Skip to content
Pepijn de Vos edited this page Nov 17, 2024 · 2 revisions

GND

Ports

Port Size Direction
G 1 output

Verilog Instantiation

GND gnd_inst (
    .G(G)
);
Clone this wiki locally