Skip to content

Commit f3fdcf7

Browse files
TinyTapeoutBoturish
TinyTapeoutBot
authored and
urish
committedFeb 26, 2025·
feat: update project tt_um_tappu_tobias1012 from tobias1012/tt10-tappu
Commit: 4343b9c0eae6d2a73fcdca4b700c982f078f7ad4 Workflow: https://github.com/tobias1012/tt10-tappu/actions/runs/13550054921
1 parent 1936f2d commit f3fdcf7

10 files changed

+11187
-0
lines changed
 

‎projects/tt_um_tappu_tobias1012/LICENSE

+201
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,201 @@
1+
Apache License
2+
Version 2.0, January 2004
3+
http://www.apache.org/licenses/
4+
5+
TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION
6+
7+
1. Definitions.
8+
9+
"License" shall mean the terms and conditions for use, reproduction,
10+
and distribution as defined by Sections 1 through 9 of this document.
11+
12+
"Licensor" shall mean the copyright owner or entity authorized by
13+
the copyright owner that is granting the License.
14+
15+
"Legal Entity" shall mean the union of the acting entity and all
16+
other entities that control, are controlled by, or are under common
17+
control with that entity. For the purposes of this definition,
18+
"control" means (i) the power, direct or indirect, to cause the
19+
direction or management of such entity, whether by contract or
20+
otherwise, or (ii) ownership of fifty percent (50%) or more of the
21+
outstanding shares, or (iii) beneficial ownership of such entity.
22+
23+
"You" (or "Your") shall mean an individual or Legal Entity
24+
exercising permissions granted by this License.
25+
26+
"Source" form shall mean the preferred form for making modifications,
27+
including but not limited to software source code, documentation
28+
source, and configuration files.
29+
30+
"Object" form shall mean any form resulting from mechanical
31+
transformation or translation of a Source form, including but
32+
not limited to compiled object code, generated documentation,
33+
and conversions to other media types.
34+
35+
"Work" shall mean the work of authorship, whether in Source or
36+
Object form, made available under the License, as indicated by a
37+
copyright notice that is included in or attached to the work
38+
(an example is provided in the Appendix below).
39+
40+
"Derivative Works" shall mean any work, whether in Source or Object
41+
form, that is based on (or derived from) the Work and for which the
42+
editorial revisions, annotations, elaborations, or other modifications
43+
represent, as a whole, an original work of authorship. For the purposes
44+
of this License, Derivative Works shall not include works that remain
45+
separable from, or merely link (or bind by name) to the interfaces of,
46+
the Work and Derivative Works thereof.
47+
48+
"Contribution" shall mean any work of authorship, including
49+
the original version of the Work and any modifications or additions
50+
to that Work or Derivative Works thereof, that is intentionally
51+
submitted to Licensor for inclusion in the Work by the copyright owner
52+
or by an individual or Legal Entity authorized to submit on behalf of
53+
the copyright owner. For the purposes of this definition, "submitted"
54+
means any form of electronic, verbal, or written communication sent
55+
to the Licensor or its representatives, including but not limited to
56+
communication on electronic mailing lists, source code control systems,
57+
and issue tracking systems that are managed by, or on behalf of, the
58+
Licensor for the purpose of discussing and improving the Work, but
59+
excluding communication that is conspicuously marked or otherwise
60+
designated in writing by the copyright owner as "Not a Contribution."
61+
62+
"Contributor" shall mean Licensor and any individual or Legal Entity
63+
on behalf of whom a Contribution has been received by Licensor and
64+
subsequently incorporated within the Work.
65+
66+
2. Grant of Copyright License. Subject to the terms and conditions of
67+
this License, each Contributor hereby grants to You a perpetual,
68+
worldwide, non-exclusive, no-charge, royalty-free, irrevocable
69+
copyright license to reproduce, prepare Derivative Works of,
70+
publicly display, publicly perform, sublicense, and distribute the
71+
Work and such Derivative Works in Source or Object form.
72+
73+
3. Grant of Patent License. Subject to the terms and conditions of
74+
this License, each Contributor hereby grants to You a perpetual,
75+
worldwide, non-exclusive, no-charge, royalty-free, irrevocable
76+
(except as stated in this section) patent license to make, have made,
77+
use, offer to sell, sell, import, and otherwise transfer the Work,
78+
where such license applies only to those patent claims licensable
79+
by such Contributor that are necessarily infringed by their
80+
Contribution(s) alone or by combination of their Contribution(s)
81+
with the Work to which such Contribution(s) was submitted. If You
82+
institute patent litigation against any entity (including a
83+
cross-claim or counterclaim in a lawsuit) alleging that the Work
84+
or a Contribution incorporated within the Work constitutes direct
85+
or contributory patent infringement, then any patent licenses
86+
granted to You under this License for that Work shall terminate
87+
as of the date such litigation is filed.
88+
89+
4. Redistribution. You may reproduce and distribute copies of the
90+
Work or Derivative Works thereof in any medium, with or without
91+
modifications, and in Source or Object form, provided that You
92+
meet the following conditions:
93+
94+
(a) You must give any other recipients of the Work or
95+
Derivative Works a copy of this License; and
96+
97+
(b) You must cause any modified files to carry prominent notices
98+
stating that You changed the files; and
99+
100+
(c) You must retain, in the Source form of any Derivative Works
101+
that You distribute, all copyright, patent, trademark, and
102+
attribution notices from the Source form of the Work,
103+
excluding those notices that do not pertain to any part of
104+
the Derivative Works; and
105+
106+
(d) If the Work includes a "NOTICE" text file as part of its
107+
distribution, then any Derivative Works that You distribute must
108+
include a readable copy of the attribution notices contained
109+
within such NOTICE file, excluding those notices that do not
110+
pertain to any part of the Derivative Works, in at least one
111+
of the following places: within a NOTICE text file distributed
112+
as part of the Derivative Works; within the Source form or
113+
documentation, if provided along with the Derivative Works; or,
114+
within a display generated by the Derivative Works, if and
115+
wherever such third-party notices normally appear. The contents
116+
of the NOTICE file are for informational purposes only and
117+
do not modify the License. You may add Your own attribution
118+
notices within Derivative Works that You distribute, alongside
119+
or as an addendum to the NOTICE text from the Work, provided
120+
that such additional attribution notices cannot be construed
121+
as modifying the License.
122+
123+
You may add Your own copyright statement to Your modifications and
124+
may provide additional or different license terms and conditions
125+
for use, reproduction, or distribution of Your modifications, or
126+
for any such Derivative Works as a whole, provided Your use,
127+
reproduction, and distribution of the Work otherwise complies with
128+
the conditions stated in this License.
129+
130+
5. Submission of Contributions. Unless You explicitly state otherwise,
131+
any Contribution intentionally submitted for inclusion in the Work
132+
by You to the Licensor shall be under the terms and conditions of
133+
this License, without any additional terms or conditions.
134+
Notwithstanding the above, nothing herein shall supersede or modify
135+
the terms of any separate license agreement you may have executed
136+
with Licensor regarding such Contributions.
137+
138+
6. Trademarks. This License does not grant permission to use the trade
139+
names, trademarks, service marks, or product names of the Licensor,
140+
except as required for reasonable and customary use in describing the
141+
origin of the Work and reproducing the content of the NOTICE file.
142+
143+
7. Disclaimer of Warranty. Unless required by applicable law or
144+
agreed to in writing, Licensor provides the Work (and each
145+
Contributor provides its Contributions) on an "AS IS" BASIS,
146+
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
147+
implied, including, without limitation, any warranties or conditions
148+
of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A
149+
PARTICULAR PURPOSE. You are solely responsible for determining the
150+
appropriateness of using or redistributing the Work and assume any
151+
risks associated with Your exercise of permissions under this License.
152+
153+
8. Limitation of Liability. In no event and under no legal theory,
154+
whether in tort (including negligence), contract, or otherwise,
155+
unless required by applicable law (such as deliberate and grossly
156+
negligent acts) or agreed to in writing, shall any Contributor be
157+
liable to You for damages, including any direct, indirect, special,
158+
incidental, or consequential damages of any character arising as a
159+
result of this License or out of the use or inability to use the
160+
Work (including but not limited to damages for loss of goodwill,
161+
work stoppage, computer failure or malfunction, or any and all
162+
other commercial damages or losses), even if such Contributor
163+
has been advised of the possibility of such damages.
164+
165+
9. Accepting Warranty or Additional Liability. While redistributing
166+
the Work or Derivative Works thereof, You may choose to offer,
167+
and charge a fee for, acceptance of support, warranty, indemnity,
168+
or other liability obligations and/or rights consistent with this
169+
License. However, in accepting such obligations, You may act only
170+
on Your own behalf and on Your sole responsibility, not on behalf
171+
of any other Contributor, and only if You agree to indemnify,
172+
defend, and hold each Contributor harmless for any liability
173+
incurred by, or claims asserted against, such Contributor by reason
174+
of your accepting any such warranty or additional liability.
175+
176+
END OF TERMS AND CONDITIONS
177+
178+
APPENDIX: How to apply the Apache License to your work.
179+
180+
To apply the Apache License to your work, attach the following
181+
boilerplate notice, with the fields enclosed by brackets "[]"
182+
replaced with your own identifying information. (Don't include
183+
the brackets!) The text should be enclosed in the appropriate
184+
comment syntax for the file format. We also recommend that a
185+
file or class name and description of purpose be included on the
186+
same "printed page" as the copyright notice for easier
187+
identification within third-party archives.
188+
189+
Copyright [yyyy] [name of copyright owner]
190+
191+
Licensed under the Apache License, Version 2.0 (the "License");
192+
you may not use this file except in compliance with the License.
193+
You may obtain a copy of the License at
194+
195+
http://www.apache.org/licenses/LICENSE-2.0
196+
197+
Unless required by applicable law or agreed to in writing, software
198+
distributed under the License is distributed on an "AS IS" BASIS,
199+
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
200+
See the License for the specific language governing permissions and
201+
limitations under the License.

‎projects/tt_um_tappu_tobias1012/commit_id.json

+9
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
{
2+
"app": "Tiny Tapeout tt10 8f10bc8c",
3+
"repo": "https://github.com/tobias1012/tt10-tappu",
4+
"commit": "4343b9c0eae6d2a73fcdca4b700c982f078f7ad4",
5+
"workflow_url": "https://github.com/tobias1012/tt10-tappu/actions/runs/13550054921",
6+
"sort_id": 1739633006973,
7+
"openlane_version": "OpenLane2 2.2.9",
8+
"pdk_version": "open_pdks 0fe599b2afb6708d281543108caf8310912f54af"
9+
}

‎projects/tt_um_tappu_tobias1012/docs/info.md

+19
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,19 @@
1+
<!---
2+
3+
This file is used to generate your project datasheet. Please fill in the information below and delete any unused
4+
sections.
5+
6+
You can also include images in this folder and reference them in the markdown. Each image must be less than
7+
512 kb in size, and the combined size of all images must be less than 1 MB.
8+
-->
9+
10+
## How it works
11+
12+
This project implements the Tappu CPU with a ROM memory that turns blinks all outputs
13+
## How to test
14+
15+
Watch the output blink :)
16+
17+
## External hardware
18+
19+
None

‎projects/tt_um_tappu_tobias1012/info.yaml

+56
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,56 @@
1+
# Tiny Tapeout project information
2+
project:
3+
title: "Tappu" # Project title
4+
author: "Tobias Jensen" # Your name
5+
discord: "" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
6+
description: "A simple 8 bit CPU inspired by the esoteric language BF" # One line description of what your project does
7+
language: "Chisel" # other examples include SystemVerilog, Amaranth, VHDL, etc
8+
clock_hz: 20 # Clock frequency in Hz (or 0 if not applicable)
9+
10+
# How many tiles your design occupies? A single tile is about 167x108 uM.
11+
tiles: "1x1" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
12+
13+
# Your top module name must start with "tt_um_". Make it unique by including your github username:
14+
top_module: "tt_um_tappu_tobias1012"
15+
16+
# List your project's source files here.
17+
# Source files must be in ./src and you must list each source file separately, one per line.
18+
# Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
19+
source_files:
20+
- "tt_um_tappu_tobias1012.v"
21+
- "ChiselTop.v"
22+
23+
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
24+
pinout:
25+
# Inputs
26+
ui[0]: "Input for Tappu"
27+
ui[1]: "Input for Tappu"
28+
ui[2]: "Input for Tappu"
29+
ui[3]: "Input for Tappu"
30+
ui[4]: "Input for Tappu"
31+
ui[5]: "Input for Tappu"
32+
ui[6]: "Input for Tappu"
33+
ui[7]: "Input for Tappu"
34+
35+
# Outputs
36+
uo[0]: "Output for Tappu"
37+
uo[1]: "Output for Tappu"
38+
uo[2]: "Output for Tappu"
39+
uo[3]: "Output for Tappu"
40+
uo[4]: "Output for Tappu"
41+
uo[5]: "Output for Tappu"
42+
uo[6]: "Output for Tappu"
43+
uo[7]: "Output for Tappu"
44+
45+
# Bidirectional pins
46+
uio[0]: ""
47+
uio[1]: ""
48+
uio[2]: ""
49+
uio[3]: ""
50+
uio[4]: ""
51+
uio[5]: ""
52+
uio[6]: ""
53+
uio[7]: ""
54+
55+
# Do not change!
56+
yaml_version: 6

‎projects/tt_um_tappu_tobias1012/stats/metrics.csv

+286
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,286 @@
1+
Metric,Value
2+
design__lint_error__count,0
3+
design__lint_timing_construct__count,0
4+
design__lint_warning__count,4
5+
design__inferred_latch__count,0
6+
design__instance__count,781
7+
design__instance__area,5433.96
8+
design__instance_unmapped__count,0
9+
synthesis__check_error__count,0
10+
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
11+
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
12+
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
13+
power__internal__total,0.0003932536346837878
14+
power__switching__total,0.00023121328558772802
15+
power__leakage__total,6.580490374830106E-9
16+
power__total,0.0006244734977371991
17+
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.256476597219624
18+
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25649713634616045
19+
timing__hold__ws__corner:nom_tt_025C_1v80,0.33963549600713827
20+
timing__setup__ws__corner:nom_tt_025C_1v80,14.316426671599018
21+
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
22+
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
23+
timing__hold__wns__corner:nom_tt_025C_1v80,0
24+
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
25+
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
26+
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.339635
27+
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
28+
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
29+
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,14.516183
30+
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
31+
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
32+
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
33+
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
34+
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.26007649547878314
35+
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.26010919154778306
36+
timing__hold__ws__corner:nom_ss_100C_1v60,0.9376858444006844
37+
timing__setup__ws__corner:nom_ss_100C_1v60,8.293066912366431
38+
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
39+
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
40+
timing__hold__wns__corner:nom_ss_100C_1v60,0
41+
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
42+
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
43+
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.937686
44+
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
45+
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
46+
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,8.293067
47+
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
48+
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
49+
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
50+
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
51+
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2551905425871017
52+
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25520489222010084
53+
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11866208351786166
54+
timing__setup__ws__corner:nom_ff_n40C_1v95,14.852757666395513
55+
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
56+
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
57+
timing__hold__wns__corner:nom_ff_n40C_1v95,0
58+
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
59+
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
60+
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118662
61+
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
62+
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
63+
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.020761
64+
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
65+
design__max_slew_violation__count,0
66+
design__max_fanout_violation__count,3
67+
design__max_cap_violation__count,0
68+
clock__skew__worst_hold,-0.2545521643298877
69+
clock__skew__worst_setup,0.2545382310305346
70+
timing__hold__ws,0.11619544544313942
71+
timing__setup__ws,8.18383961540097
72+
timing__hold__tns,0.0
73+
timing__setup__tns,0.0
74+
timing__hold__wns,0
75+
timing__setup__wns,0.0
76+
timing__hold_vio__count,0
77+
timing__hold_r2r__ws,0.116195
78+
timing__hold_r2r_vio__count,0
79+
timing__setup_vio__count,0
80+
timing__setup_r2r__ws,8.183840
81+
timing__setup_r2r_vio__count,0
82+
design__die__bbox,0.0 0.0 161.0 111.52
83+
design__core__bbox,2.76 2.72 158.24 108.8
84+
design__io,45
85+
design__die__area,17954.7
86+
design__core__area,16493.3
87+
design__instance__count__stdcell,781
88+
design__instance__area__stdcell,5433.96
89+
design__instance__count__macros,0
90+
design__instance__area__macros,0
91+
design__instance__utilization,0.329464
92+
design__instance__utilization__stdcell,0.329464
93+
design__instance__count__class:inverter,10
94+
design__instance__count__class:sequential_cell,68
95+
design__instance__count__class:multi_input_combinational_cell,403
96+
flow__warnings__count,1
97+
flow__errors__count,0
98+
design__instance__count__class:fill_cell,1228
99+
design__instance__count__class:tap_cell,225
100+
design__power_grid_violation__count__net:VPWR,0
101+
design__power_grid_violation__count__net:VGND,0
102+
design__power_grid_violation__count,0
103+
timing__drv__floating__nets,0
104+
timing__drv__floating__pins,0
105+
design__instance__displacement__total,0
106+
design__instance__displacement__mean,0
107+
design__instance__displacement__max,0
108+
route__wirelength__estimated,9510.85
109+
design__violations,0
110+
design__instance__count__class:timing_repair_buffer,59
111+
design__instance__count__class:clock_buffer,9
112+
design__instance__count__class:clock_inverter,7
113+
design__instance__count__setup_buffer,0
114+
design__instance__count__hold_buffer,31
115+
antenna__violating__nets,0
116+
antenna__violating__pins,0
117+
route__antenna_violation__count,0
118+
antenna_diodes_count,0
119+
route__net,568
120+
route__net__special,2
121+
route__drc_errors__iter:1,302
122+
route__wirelength__iter:1,11004
123+
route__drc_errors__iter:2,138
124+
route__wirelength__iter:2,10850
125+
route__drc_errors__iter:3,98
126+
route__wirelength__iter:3,10782
127+
route__drc_errors__iter:4,4
128+
route__wirelength__iter:4,10768
129+
route__drc_errors__iter:5,4
130+
route__wirelength__iter:5,10768
131+
route__drc_errors__iter:6,0
132+
route__wirelength__iter:6,10779
133+
route__drc_errors,0
134+
route__wirelength,10779
135+
route__vias,3851
136+
route__vias__singlecut,3851
137+
route__vias__multicut,0
138+
design__disconnected_pin__count,17
139+
design__critical_disconnected_pin__count,0
140+
route__wirelength__max,181.54
141+
timing__unannotated_net__count__corner:nom_tt_025C_1v80,42
142+
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
143+
timing__unannotated_net__count__corner:nom_ss_100C_1v60,42
144+
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
145+
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,42
146+
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
147+
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
148+
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
149+
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
150+
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25571143148941194
151+
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2557020223490122
152+
timing__hold__ws__corner:min_tt_025C_1v80,0.33635684078923983
153+
timing__setup__ws__corner:min_tt_025C_1v80,14.338046711302814
154+
timing__hold__tns__corner:min_tt_025C_1v80,0.0
155+
timing__setup__tns__corner:min_tt_025C_1v80,0.0
156+
timing__hold__wns__corner:min_tt_025C_1v80,0
157+
timing__setup__wns__corner:min_tt_025C_1v80,0.0
158+
timing__hold_vio__count__corner:min_tt_025C_1v80,0
159+
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.336357
160+
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
161+
timing__setup_vio__count__corner:min_tt_025C_1v80,0
162+
timing__setup_r2r__ws__corner:min_tt_025C_1v80,14.576703
163+
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
164+
timing__unannotated_net__count__corner:min_tt_025C_1v80,42
165+
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
166+
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
167+
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
168+
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
169+
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2588837273385433
170+
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2588833942716265
171+
timing__hold__ws__corner:min_ss_100C_1v60,0.9341540028148595
172+
timing__setup__ws__corner:min_ss_100C_1v60,8.414109647183325
173+
timing__hold__tns__corner:min_ss_100C_1v60,0.0
174+
timing__setup__tns__corner:min_ss_100C_1v60,0.0
175+
timing__hold__wns__corner:min_ss_100C_1v60,0
176+
timing__setup__wns__corner:min_ss_100C_1v60,0.0
177+
timing__hold_vio__count__corner:min_ss_100C_1v60,0
178+
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.934154
179+
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
180+
timing__setup_vio__count__corner:min_ss_100C_1v60,0
181+
timing__setup_r2r__ws__corner:min_ss_100C_1v60,8.414109
182+
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
183+
timing__unannotated_net__count__corner:min_ss_100C_1v60,42
184+
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
185+
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
186+
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
187+
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
188+
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2545521643298877
189+
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2545382310305346
190+
timing__hold__ws__corner:min_ff_n40C_1v95,0.11619544544313942
191+
timing__setup__ws__corner:min_ff_n40C_1v95,14.865677998232304
192+
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
193+
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
194+
timing__hold__wns__corner:min_ff_n40C_1v95,0
195+
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
196+
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
197+
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.116195
198+
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
199+
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
200+
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.067410
201+
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
202+
timing__unannotated_net__count__corner:min_ff_n40C_1v95,42
203+
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
204+
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
205+
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
206+
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
207+
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2575274788533039
208+
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25758948481098287
209+
timing__hold__ws__corner:max_tt_025C_1v80,0.3425105851441719
210+
timing__setup__ws__corner:max_tt_025C_1v80,14.291649157523887
211+
timing__hold__tns__corner:max_tt_025C_1v80,0.0
212+
timing__setup__tns__corner:max_tt_025C_1v80,0.0
213+
timing__hold__wns__corner:max_tt_025C_1v80,0
214+
timing__setup__wns__corner:max_tt_025C_1v80,0.0
215+
timing__hold_vio__count__corner:max_tt_025C_1v80,0
216+
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.342511
217+
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
218+
timing__setup_vio__count__corner:max_tt_025C_1v80,0
219+
timing__setup_r2r__ws__corner:max_tt_025C_1v80,14.455412
220+
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
221+
timing__unannotated_net__count__corner:max_tt_025C_1v80,42
222+
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
223+
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
224+
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
225+
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
226+
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.26139216531132486
227+
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.26147471039554027
228+
timing__hold__ws__corner:max_ss_100C_1v60,0.9409516765422858
229+
timing__setup__ws__corner:max_ss_100C_1v60,8.18383961540097
230+
timing__hold__tns__corner:max_ss_100C_1v60,0.0
231+
timing__setup__tns__corner:max_ss_100C_1v60,0.0
232+
timing__hold__wns__corner:max_ss_100C_1v60,0
233+
timing__setup__wns__corner:max_ss_100C_1v60,0.0
234+
timing__hold_vio__count__corner:max_ss_100C_1v60,0
235+
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.940952
236+
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
237+
timing__setup_vio__count__corner:max_ss_100C_1v60,0
238+
timing__setup_r2r__ws__corner:max_ss_100C_1v60,8.183840
239+
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
240+
timing__unannotated_net__count__corner:max_ss_100C_1v60,42
241+
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
242+
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
243+
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
244+
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
245+
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2561621542945815
246+
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2562135576220754
247+
timing__hold__ws__corner:max_ff_n40C_1v95,0.12072998498201272
248+
timing__setup__ws__corner:max_ff_n40C_1v95,14.83736908666057
249+
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
250+
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
251+
timing__hold__wns__corner:max_ff_n40C_1v95,0
252+
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
253+
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
254+
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.120730
255+
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
256+
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
257+
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,16.976191
258+
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
259+
timing__unannotated_net__count__corner:max_ff_n40C_1v95,42
260+
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
261+
timing__unannotated_net__count,42
262+
timing__unannotated_net_filtered__count,0
263+
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
264+
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
265+
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000783889
266+
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000766516
267+
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000110669
268+
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000766516
269+
design_powergrid__voltage__worst,0.0000766516
270+
design_powergrid__voltage__worst__net:VPWR,1.79992
271+
design_powergrid__drop__worst,0.0000783889
272+
design_powergrid__drop__worst__net:VPWR,0.0000783889
273+
design_powergrid__voltage__worst__net:VGND,0.0000766516
274+
design_powergrid__drop__worst__net:VGND,0.0000766516
275+
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
276+
ir__drop__avg,0.00001099999999999999971398746689832393030883395113050937652587890625
277+
ir__drop__worst,0.000078399999999999994758186072640882002815487794578075408935546875
278+
magic__drc_error__count,0
279+
magic__illegal_overlap__count,0
280+
design__lvs_device_difference__count,0
281+
design__lvs_net_difference__count,0
282+
design__lvs_property_fail__count,0
283+
design__lvs_error__count,0
284+
design__lvs_unmatched_device__count,0
285+
design__lvs_unmatched_net__count,0
286+
design__lvs_unmatched_pin__count,0

‎projects/tt_um_tappu_tobias1012/stats/synthesis-stats.txt

+68
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,68 @@
1+
64. Printing statistics.
2+
3+
=== tt_um_tappu_tobias1012 ===
4+
5+
Number of wires: 465
6+
Number of wire bits: 500
7+
Number of public wires: 66
8+
Number of public wire bits: 101
9+
Number of ports: 8
10+
Number of port bits: 43
11+
Number of memories: 0
12+
Number of memory bits: 0
13+
Number of processes: 0
14+
Number of cells: 481
15+
sky130_fd_sc_hd__a211o_2 3
16+
sky130_fd_sc_hd__a21bo_2 2
17+
sky130_fd_sc_hd__a21boi_2 1
18+
sky130_fd_sc_hd__a21o_2 8
19+
sky130_fd_sc_hd__a21oi_2 24
20+
sky130_fd_sc_hd__a221o_2 1
21+
sky130_fd_sc_hd__a22o_2 1
22+
sky130_fd_sc_hd__a2bb2o_2 3
23+
sky130_fd_sc_hd__a31o_2 9
24+
sky130_fd_sc_hd__a31oi_2 1
25+
sky130_fd_sc_hd__a32o_2 3
26+
sky130_fd_sc_hd__a41o_2 1
27+
sky130_fd_sc_hd__and2_2 19
28+
sky130_fd_sc_hd__and2b_2 9
29+
sky130_fd_sc_hd__and3_2 16
30+
sky130_fd_sc_hd__and3b_2 3
31+
sky130_fd_sc_hd__and4_2 6
32+
sky130_fd_sc_hd__and4b_2 1
33+
sky130_fd_sc_hd__and4bb_2 2
34+
sky130_fd_sc_hd__conb_1 18
35+
sky130_fd_sc_hd__dfxtp_2 68
36+
sky130_fd_sc_hd__inv_2 10
37+
sky130_fd_sc_hd__mux2_1 44
38+
sky130_fd_sc_hd__nand2_2 29
39+
sky130_fd_sc_hd__nand2b_2 4
40+
sky130_fd_sc_hd__nand3_2 3
41+
sky130_fd_sc_hd__nand3b_2 1
42+
sky130_fd_sc_hd__nand4_2 1
43+
sky130_fd_sc_hd__nor2_2 26
44+
sky130_fd_sc_hd__nor3_2 2
45+
sky130_fd_sc_hd__nor3b_2 1
46+
sky130_fd_sc_hd__nor4_2 1
47+
sky130_fd_sc_hd__o211a_2 25
48+
sky130_fd_sc_hd__o211ai_2 7
49+
sky130_fd_sc_hd__o21a_2 13
50+
sky130_fd_sc_hd__o21ai_2 20
51+
sky130_fd_sc_hd__o21ba_2 3
52+
sky130_fd_sc_hd__o21bai_2 1
53+
sky130_fd_sc_hd__o221a_2 6
54+
sky130_fd_sc_hd__o22a_2 1
55+
sky130_fd_sc_hd__o2bb2a_2 2
56+
sky130_fd_sc_hd__o31a_2 3
57+
sky130_fd_sc_hd__o31ai_2 7
58+
sky130_fd_sc_hd__or2_2 23
59+
sky130_fd_sc_hd__or3_2 13
60+
sky130_fd_sc_hd__or3b_2 8
61+
sky130_fd_sc_hd__or4_2 11
62+
sky130_fd_sc_hd__or4b_2 1
63+
sky130_fd_sc_hd__xnor2_2 9
64+
sky130_fd_sc_hd__xor2_2 7
65+
66+
Chip area for module '\tt_um_tappu_tobias1012': 5089.881600
67+
of which used for sequential elements: 1446.387200 (28.42%)
68+

‎projects/tt_um_tappu_tobias1012/tt_um_tappu_tobias1012.gds

1.84 MB
Binary file not shown.

‎projects/tt_um_tappu_tobias1012/tt_um_tappu_tobias1012.lef

+476
Large diffs are not rendered by default.

‎projects/tt_um_tappu_tobias1012/tt_um_tappu_tobias1012.oas

98.4 KB
Binary file not shown.

‎projects/tt_um_tappu_tobias1012/tt_um_tappu_tobias1012.v

+10,072
Large diffs are not rendered by default.

0 commit comments

Comments
 (0)
Please sign in to comment.