Popular repositories Loading

1. Multiplexer-Simulation-in-Vivado Multiplexer-Simulation-in-Vivado Public

   Forked from TharunPR/Multiplexer-Simulation-in-Vivado

   In this experiment, a 4:1 Multiplexer (MUX) is designed and simulated using Verilog HDL in various modeling styles: Gate-Level, Data Flow, Behavioral, and Structural.

2. Seven-segment-display-using-Verilog-HDL- Seven-segment-display-using-Verilog-HDL- Public

   Forked from TharunPR/Seven-segment-display-using-Verilog-HDL-

   To design and simulate a seven-segment display driver using Verilog HDL, and verify its functionality through a testbench in the Vivado 2023.1 environment.

3. Verilog-Code-for-Swapping-Three-Numbers Verilog-Code-for-Swapping-Three-Numbers Public

   Forked from Nithyasree-123/Verilog-Code-for-Swapping-Three-Numbers

4. Traffic-Light-Controller-Using-Verilog-HDL Traffic-Light-Controller-Using-Verilog-HDL Public

   Forked from ggowthamg/Traffic-Light-Controller-Using-Verilog-HDL

5. Sequence-Detector Sequence-Detector Public

   Forked from TharunPR/Sequence-Detector

6. 4-KB-ROM-Memory-with-Read-and-Write-Operations 4-KB-ROM-Memory-with-Read-and-Write-Operations Public

   Forked from TharunPR/4-KB-ROM-Memory-with-Read-and-Write-Operations