Skip to content

Commit 5381c4e

Browse files
asteinhebelasteinhebel
authored
Merge pull request #15 from AstroPix/configUpdate
config value updates to values optimized through study
2 parents 0175965 + be801df commit 5381c4e

File tree

7 files changed

+250
-11
lines changed

7 files changed

+250
-11
lines changed

‎config/README_v3config.md‎

Lines changed: 27 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,27 @@
1+
# Notes about optimal v3 running
2+
3+
The orignal "default" settings as derived from simulation in `testconfig_v3.yml`
4+
5+
DAC optimization studies for current dacs (`idacs`) from GSFC and Hiroshima U resulted in the following optimized values, which are reflected in the central files `config_v3_none.yml`, `config_v3_all.yml`, and `config_v3_c0_r0.yml`
6+
7+
> blres: [6, 0]
8+
> nu1: [6, 0]
9+
> vn1: [6, 20]
10+
> vnfb: [6, 3]
11+
> vnfoll: [6, 1]
12+
> nu5: [6, 0]
13+
> nu6: [6, 0]
14+
> nu7: [6, 0]
15+
> nu8: [6, 0]
16+
> vn2: [6, 0]
17+
> vnfoll2: [6, 10]
18+
> vnbias: [6, 10]
19+
> vpload: [6, 5]
20+
> nu13: [6, 60]
21+
> vncomp: [6, 2]
22+
> vpfoll: [6, 60]
23+
> nu16: [6, 0]
24+
> vprec: [6, 60]
25+
> vnrec: [6, 30]
26+
27+
These central configuration files run in HIGH DYNAMIC RANGE MODE (the `blres` value `DisHiDR == 0` ). The chip can also be run in HIGH GAIN MODE by disabling this value.

‎config/config_v3_all.yml‎

Lines changed: 101 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,101 @@
1+
# Example Astropix3 config
2+
#
3+
# The following yaml should comply to the structure below.
4+
# It is important, that the order of configbits under the config section, corresponds to the actual order in the chip
5+
#
6+
# astropix<version>:
7+
# geometry:
8+
# cols: <number of cols>
9+
# rows: <number of rows>
10+
# config:
11+
# <group-name>:
12+
# <configbit-name>: [<number of bits>, <value>]
13+
# ...
14+
#
15+
---
16+
astropix3:
17+
telescope:
18+
nchips: 1
19+
geometry:
20+
cols: 35
21+
rows: 35
22+
config:
23+
digitalconfig:
24+
interrupt_pushpull: [1, 0b1]
25+
en_inj: [18, 0b0]
26+
reset: [1, 0b0]
27+
extrabits: [15, 0b0]
28+
29+
biasconfig:
30+
DisHiDR: [1, 0b0]
31+
q01: [1, 0b0]
32+
qon0: [1, 0b0]
33+
qon1: [1, 0b1]
34+
qon2: [1, 0b0]
35+
qon3: [1, 0b1]
36+
37+
idacs:
38+
blres: [6, 0]
39+
nu1: [6, 0]
40+
vn1: [6, 20]
41+
vnfb: [6, 3]
42+
vnfoll: [6, 1]
43+
nu5: [6, 0]
44+
nu6: [6, 0]
45+
nu7: [6, 0]
46+
nu8: [6, 0]
47+
vn2: [6, 0]
48+
vnfoll2: [6, 10]
49+
vnbias: [6, 10]
50+
vpload: [6, 5]
51+
nu13: [6, 60]
52+
vncomp: [6, 2]
53+
vpfoll: [6, 60]
54+
nu16: [6, 0]
55+
vprec: [6, 60]
56+
vnrec: [6, 30]
57+
58+
vdacs:
59+
blpix: [10, 568]
60+
thpix: [10, 682]
61+
vcasc2: [10, 625]
62+
nu1: [10, 512]
63+
thpmos: [10, 682]
64+
vinj: [10, 171]
65+
66+
recconfig:
67+
col0: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
68+
col1: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
69+
col2: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
70+
col3: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
71+
col4: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
72+
col5: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
73+
col6: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
74+
col7: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
75+
col8: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
76+
col9: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
77+
col10: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
78+
col11: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
79+
col12: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
80+
col13: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
81+
col14: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
82+
col15: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
83+
col16: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
84+
col17: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
85+
col18: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
86+
col19: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
87+
col20: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
88+
col21: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
89+
col22: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
90+
col23: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
91+
col24: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
92+
col25: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
93+
col26: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
94+
col27: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
95+
col28: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
96+
col29: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
97+
col30: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
98+
col31: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
99+
col32: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
100+
col33: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]
101+
col34: [38, 0b000_00000_00000_00000_00000_00000_00000_00000]

config/config_c0_r1.yml renamed to config/config_v3_c0_r0.yml

Lines changed: 21 additions & 11 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
1-
# Example Astropix2 config
1+
# Example Astropix3 config
22
#
3-
# The following yaml should comply to the following structure.
3+
# The following yaml should comply to the structure below.
44
# It is important, that the order of configbits under the config section, corresponds to the actual order in the chip
55
#
66
# astropix<version>:
@@ -13,16 +13,18 @@
1313
# ...
1414
#
1515
---
16-
astropix2:
16+
astropix3:
17+
telescope:
18+
nchips: 1
1719
geometry:
1820
cols: 35
1921
rows: 35
2022
config:
2123
digitalconfig:
2224
interrupt_pushpull: [1, 0b1]
23-
en_inj: [19, 0b0]
25+
en_inj: [18, 0b0]
2426
reset: [1, 0b0]
25-
extrabits: [14, 0b0]
27+
extrabits: [15, 0b0]
2628

2729
biasconfig:
2830
DisHiDR: [1, 0b0]
@@ -37,24 +39,32 @@ astropix2:
3739
nu1: [6, 0]
3840
vn1: [6, 20]
3941
vnfb: [6, 3]
40-
vnfoll: [6, 10]
42+
vnfoll: [6, 1]
4143
nu5: [6, 0]
4244
nu6: [6, 0]
4345
nu7: [6, 0]
4446
nu8: [6, 0]
4547
vn2: [6, 0]
46-
vnfoll2: [6, 4]
47-
vnbias: [6, 0]
48+
vnfoll2: [6, 10]
49+
vnbias: [6, 10]
4850
vpload: [6, 5]
49-
nu13: [6, 0]
51+
nu13: [6, 60]
5052
vncomp: [6, 2]
5153
vpfoll: [6, 60]
5254
nu16: [6, 0]
5355
vprec: [6, 60]
5456
vnrec: [6, 30]
5557

58+
vdacs:
59+
blpix: [10, 568]
60+
thpix: [10, 682]
61+
vcasc2: [10, 625]
62+
nu1: [10, 512]
63+
thpmos: [10, 682]
64+
vinj: [10, 171]
65+
5666
recconfig:
57-
col0: [38, 0b001_11111_11111_11111_11111_11111_11111_11010]
67+
col0: [38, 0b001_11111_11111_11111_11111_11111_11111_11100]
5868
col1: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
5969
col2: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
6070
col3: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
@@ -88,4 +98,4 @@ astropix2:
8898
col31: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
8999
col32: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
90100
col33: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
91-
col34: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
101+
col34: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]

‎config/config_v3_none.yml‎

Lines changed: 101 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,101 @@
1+
# Example Astropix3 config
2+
#
3+
# The following yaml should comply to the structure below.
4+
# It is important, that the order of configbits under the config section, corresponds to the actual order in the chip
5+
#
6+
# astropix<version>:
7+
# geometry:
8+
# cols: <number of cols>
9+
# rows: <number of rows>
10+
# config:
11+
# <group-name>:
12+
# <configbit-name>: [<number of bits>, <value>]
13+
# ...
14+
#
15+
---
16+
astropix3:
17+
telescope:
18+
nchips: 1
19+
geometry:
20+
cols: 35
21+
rows: 35
22+
config:
23+
digitalconfig:
24+
interrupt_pushpull: [1, 0b1]
25+
en_inj: [18, 0b0]
26+
reset: [1, 0b0]
27+
extrabits: [15, 0b0]
28+
29+
biasconfig:
30+
DisHiDR: [1, 0b0]
31+
q01: [1, 0b0]
32+
qon0: [1, 0b0]
33+
qon1: [1, 0b1]
34+
qon2: [1, 0b0]
35+
qon3: [1, 0b1]
36+
37+
idacs:
38+
blres: [6, 0]
39+
nu1: [6, 0]
40+
vn1: [6, 20]
41+
vnfb: [6, 3]
42+
vnfoll: [6, 1]
43+
nu5: [6, 0]
44+
nu6: [6, 0]
45+
nu7: [6, 0]
46+
nu8: [6, 0]
47+
vn2: [6, 0]
48+
vnfoll2: [6, 10]
49+
vnbias: [6, 10]
50+
vpload: [6, 5]
51+
nu13: [6, 60]
52+
vncomp: [6, 2]
53+
vpfoll: [6, 60]
54+
nu16: [6, 0]
55+
vprec: [6, 60]
56+
vnrec: [6, 30]
57+
58+
vdacs:
59+
blpix: [10, 568]
60+
thpix: [10, 682]
61+
vcasc2: [10, 625]
62+
nu1: [10, 512]
63+
thpmos: [10, 682]
64+
vinj: [10, 171]
65+
66+
recconfig:
67+
col0: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
68+
col1: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
69+
col2: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
70+
col3: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
71+
col4: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
72+
col5: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
73+
col6: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
74+
col7: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
75+
col8: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
76+
col9: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
77+
col10: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
78+
col11: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
79+
col12: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
80+
col13: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
81+
col14: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
82+
col15: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
83+
col16: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
84+
col17: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
85+
col18: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
86+
col19: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
87+
col20: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
88+
col21: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
89+
col22: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
90+
col23: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
91+
col24: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
92+
col25: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
93+
col26: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
94+
col27: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
95+
col28: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
96+
col29: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
97+
col30: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
98+
col31: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
99+
col32: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
100+
col33: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]
101+
col34: [38, 0b001_11111_11111_11111_11111_11111_11111_11110]

config/config_c0_r0.yml renamed to config/v2/config_c0_r0.yml

File renamed without changes.

config/config_none.yml renamed to config/v2/config_none.yml

File renamed without changes.

config/testconfig.yml renamed to config/v2/testconfig.yml

File renamed without changes.

0 commit comments

Comments
 (0)