forked from dotnet/runtime
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathemitfmtsxarch.h
299 lines (227 loc) · 17.6 KB
/
emitfmtsxarch.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
// Licensed to the .NET Foundation under one or more agreements.
// The .NET Foundation licenses this file to you under the MIT license.
//////////////////////////////////////////////////////////////////////////////
//
// This file was previously known as emitfmts.h
//
// clang-format off
#if !defined(TARGET_XARCH)
#error Unexpected target type
#endif
#ifdef DEFINE_ID_OPS
//////////////////////////////////////////////////////////////////////////////
#undef DEFINE_ID_OPS
enum ID_OPS
{
ID_OP_NONE, // no additional arguments
ID_OP_SCNS, // small const operand (21-bits or less, no reloc)
ID_OP_CNS, // constant operand
ID_OP_DSP, // displacement operand
ID_OP_DSP_CNS, // displacement + constant
ID_OP_AMD, // addrmode with dsp
ID_OP_AMD_CNS, // addrmode with dsp + constant
ID_OP_JMP, // local jump
ID_OP_LBL, // label operand
ID_OP_CALL, // direct method call
ID_OP_SPEC, // special handling required
};
enum IS_INFO
{
IS_NONE = 0, // no scheduling information
IS_R1_RD = 1 << 0, // has a reg1 op that is read-only
IS_R1_WR = 1 << 1, // has a reg1 op that is write-only
IS_R1_RW = 1 << 2, // has a reg1 op that is read-write
IS_R2_RD = 1 << 3, // has a reg2 op that is read-only
IS_R2_WR = 1 << 4, // has a reg2 op that is write-only
IS_R2_RW = 1 << 5, // has a reg2 op that is read-write
IS_R3_RD = 1 << 6, // has a reg3 op that is read-only
IS_R3_WR = 1 << 7, // has a reg3 op that is write-only
IS_R3_RW = 1 << 8, // has a reg3 op that is read-write
IS_R4_RD = 1 << 9, // has a reg4 op that is read-only
IS_R4_WR = 1 << 10, // has a reg4 op that is write-only
IS_R4_RW = 1 << 11, // has a reg4 op that is read-write
IS_GM_RD = 1 << 12, // has a [mem] op that is read-only
IS_GM_WR = 1 << 13, // has a [mem] op that is write-only
IS_GM_RW = 1 << 14, // has a [mem] op that is read-write
IS_SF_RD = 1 << 15, // has a [stk] op that is read-only
IS_SF_WR = 1 << 16, // has a [stk] op that is write-only
IS_SF_RW = 1 << 17, // has a [stk] op that is read-write
IS_AM_RD = 1 << 18, // has a [adr] op that is read-only
IS_AM_WR = 1 << 19, // has a [adr] op that is write-only
IS_AM_RW = 1 << 20, // has a [adr] op that is read-write
};
//////////////////////////////////////////////////////////////////////////////
#else // !DEFINE_ID_OPS
//////////////////////////////////////////////////////////////////////////////
#ifdef DEFINE_IS_OPS
#undef DEFINE_IS_OPS
#else // DEFINE_IS_OPS
//////////////////////////////////////////////////////////////////////////////
#ifndef IF_DEF
#error Must define IF_DEF macro before including this file
#endif
//////////////////////////////////////////////////////////////////////////////
//
// A note on the naming convention for instruction forms (IF_xxxxx).
// For 3-character code XYY, generally we have:
// X =
// R - register
// M - memory
// S - stack
// A - address mode
// YY =
// RD - read
// WR - write
// RW - read / write
//
// The following sequences don't follow this pattern:
// XYY =
// CNS - constant
// SHF - shift-constant
//
// For IF_XXX_YYY, the first operand is XXX, the second operand is YYY.
//
//////////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////////
//
// enum insFormat enum IS_INFO enum ID_OPS
//////////////////////////////////////////////////////////////////////////////
IF_DEF(NONE, IS_NONE, NONE) // no operands
IF_DEF(LABEL, IS_NONE, JMP ) // label
IF_DEF(RWR_LABEL, IS_R1_WR, JMP ) // write label to register
IF_DEF(SWR_LABEL, IS_SF_WR, LBL ) // write label to stack
IF_DEF(METHOD, IS_NONE, CALL) // method
IF_DEF(METHPTR, IS_NONE, CALL) // method ptr (glbl)
IF_DEF(CNS, IS_NONE, SCNS) // const
//----------------------------------------------------------------------------
// NOTE: The order of the "RD/WR/RW" varieties must match that of
// the "insUpdateModes" enum in "instr.h".
//----------------------------------------------------------------------------
IF_DEF(RRD, IS_R1_RD, NONE) // read reg1
IF_DEF(RWR, IS_R1_WR, NONE) // write reg1
IF_DEF(RRW, IS_R1_RW, NONE) // r/w reg1
IF_DEF(RRD_CNS, IS_R1_RD, SCNS) // read reg1, const
IF_DEF(RWR_CNS, IS_R1_WR, SCNS) // write reg1, const
IF_DEF(RRW_CNS, IS_R1_RW, SCNS) // r/w reg1, const
IF_DEF(RRW_SHF, IS_R1_RW, SCNS) // r/w reg1, shift
IF_DEF(RRD_RRD, IS_R1_RD|IS_R2_RD, NONE) // read reg1, read reg2
IF_DEF(RWR_RRD, IS_R1_WR|IS_R2_RD, NONE) // write reg1, read reg2
IF_DEF(RRW_RRD, IS_R1_RW|IS_R2_RD, NONE) // r/w reg1, read reg2
IF_DEF(RRW_RRW, IS_R1_RW|IS_R2_RW, NONE) // r/w reg1, r/w reg2 - for XCHG reg, reg2
IF_DEF(RRD_RRD_CNS, IS_R1_RD|IS_R2_RD, SCNS) // read reg1, read reg2, const
IF_DEF(RWR_RRD_CNS, IS_R1_WR|IS_R2_RD, SCNS) // write reg1, read reg2, const
IF_DEF(RRW_RRD_CNS, IS_R1_RW|IS_R2_RD, SCNS) // r/w reg1, read reg2, const
IF_DEF(RRD_RRD_RRD, IS_R1_RD|IS_R2_RD|IS_R3_RD, NONE) // read reg1, read reg2, read reg3
IF_DEF(RWR_RRD_RRD, IS_R1_WR|IS_R2_RD|IS_R3_RD, NONE) // write reg1, read reg2, read reg3
IF_DEF(RRW_RRD_RRD, IS_R1_RW|IS_R2_RD|IS_R3_RD, NONE) // r/w reg1, read reg2, read reg3
IF_DEF(RWR_RWR_RRD, IS_R1_WR|IS_R2_WR|IS_R3_RD, NONE) // write reg1, write reg2, read reg3
IF_DEF(RWR_RRD_RRD_CNS, IS_R1_WR|IS_R2_RD|IS_R3_RD, SCNS) // write reg1, read reg2, read reg3, const
IF_DEF(RWR_RRD_RRD_RRD, IS_R1_WR|IS_R2_RD|IS_R3_RD|IS_R4_RD, SCNS) // write reg1, read reg2, read reg3, read reg4
//----------------------------------------------------------------------------
// The following formats are used for direct addresses (e.g. static data members)
//----------------------------------------------------------------------------
IF_DEF(MRD, IS_GM_RD, SPEC) // read [mem] (indirect call req. SPEC)
IF_DEF(MWR, IS_GM_WR, DSP) // write [mem]
IF_DEF(MRW, IS_GM_RW, DSP) // r/w [mem]
IF_DEF(MRD_CNS, IS_GM_RD, DSP_CNS) // read [mem], const
IF_DEF(MWR_CNS, IS_GM_WR, DSP_CNS) // write [mem], const
IF_DEF(MRW_CNS, IS_GM_RW, DSP_CNS) // r/w [mem], const
IF_DEF(MRW_SHF, IS_GM_RW, DSP_CNS) // r/w [mem], shift
IF_DEF(MRD_RRD, IS_GM_RD|IS_R1_RD, DSP) // read [mem], read reg1
IF_DEF(MWR_RRD, IS_GM_WR|IS_R1_RD, DSP) // write [mem], read reg1
IF_DEF(MRW_RRD, IS_GM_RW|IS_R1_RD, DSP) // r/w [mem], read reg1
IF_DEF(MRW_RRW, IS_GM_RW|IS_R1_RW, DSP) // r/w [mem], r/w reg1 - for XCHG [mem], reg1
IF_DEF(MRD_RRD_CNS, IS_GM_RD|IS_R1_RD, DSP_CNS) // read [mem], read reg1, const
IF_DEF(MWR_RRD_CNS, IS_GM_WR|IS_R1_RD, DSP_CNS) // write [mem], read reg1, const
IF_DEF(MRW_RRD_CNS, IS_GM_RW|IS_R1_RD, DSP_CNS) // r/w [mem], read reg1, const
IF_DEF(MWR_RRD_RRD, IS_GM_WR|IS_R1_RD|IS_R2_RD, DSP) // write [mem], read reg1, read reg2
IF_DEF(RRD_MRD, IS_R1_RD|IS_GM_RD, DSP) // read reg1, read [mem]
IF_DEF(RWR_MRD, IS_R1_WR|IS_GM_RD, DSP) // write reg1, read [mem]
IF_DEF(RRW_MRD, IS_R1_RW|IS_GM_RD, DSP) // r/w reg1, read [mem]
IF_DEF(RRD_MRD_CNS, IS_R1_RD|IS_GM_RD, DSP_CNS) // read reg1, read [mem], const
IF_DEF(RWR_MRD_CNS, IS_R1_WR|IS_GM_RD, DSP_CNS) // write reg1, read [mem], const
IF_DEF(RRW_MRD_CNS, IS_R1_RW|IS_GM_RD, DSP_CNS) // r/w reg1, read [mem], const
IF_DEF(RRD_MRD_RRD, IS_R1_RD|IS_GM_RD|IS_R2_RD, DSP) // read reg1, read [mem], read reg2
IF_DEF(RWR_MRD_RRD, IS_R1_WR|IS_GM_RD|IS_R2_RD, DSP) // write reg1, read [mem], read reg2
IF_DEF(RRW_MRD_RRD, IS_R1_RW|IS_GM_RD|IS_R2_RD, DSP) // r/w reg1, read [mem], read reg2
IF_DEF(RRD_RRD_MRD, IS_R1_RD|IS_R2_RD|IS_GM_RD, DSP) // read reg1, read reg2, read [mem]
IF_DEF(RWR_RRD_MRD, IS_R1_WR|IS_R2_RD|IS_GM_RD, DSP) // write reg1, read reg2, read [mem]
IF_DEF(RRW_RRD_MRD, IS_R1_RW|IS_R2_RD|IS_GM_RD, DSP) // r/w reg1, read reg2, read [mem]
IF_DEF(RWR_RWR_MRD, IS_R1_WR|IS_R2_WR|IS_GM_RD, DSP) // write reg1, write reg2, read [mem]
IF_DEF(RWR_RRD_MRD_CNS, IS_R1_WR|IS_R2_RD|IS_GM_RD, DSP_CNS) // write reg1, read reg2, read [mem], const
IF_DEF(RWR_RRD_MRD_RRD, IS_R1_WR|IS_R2_RD|IS_GM_RD|IS_R3_RD, DSP_CNS) // write reg1, read reg2, read [mem], read reg3
IF_DEF(MRD_OFF, IS_GM_RD, DSP) // read [mem + offset]
IF_DEF(RWR_MRD_OFF, IS_R1_WR|IS_GM_RD, DSP) // write reg1, read [mem + offset]
//----------------------------------------------------------------------------
// The following formats are used for stack frame refs
//----------------------------------------------------------------------------
IF_DEF(SRD, IS_SF_RD, SPEC) // read [stk] (indirect call req. SPEC)
IF_DEF(SWR, IS_SF_WR, NONE) // write [stk]
IF_DEF(SRW, IS_SF_RW, NONE) // r/w [stk]
IF_DEF(SRD_CNS, IS_SF_RD, CNS) // read [stk], const
IF_DEF(SWR_CNS, IS_SF_WR, CNS) // write [stk], const
IF_DEF(SRW_CNS, IS_SF_RW, CNS) // r/w [stk], const
IF_DEF(SRW_SHF, IS_SF_RW, CNS) // r/w [stk], shift
IF_DEF(SRD_RRD, IS_SF_RD|IS_R1_RD, NONE) // read [stk], read reg1
IF_DEF(SWR_RRD, IS_SF_WR|IS_R1_RD, NONE) // write [stk], read reg1
IF_DEF(SRW_RRD, IS_SF_RW|IS_R1_RD, NONE) // r/w [stk], read reg1
IF_DEF(SRW_RRW, IS_SF_RW|IS_R1_RW, NONE) // r/w [stk], read reg1 - for XCHG [stk], reg1
IF_DEF(SRD_RRD_CNS, IS_SF_RD|IS_R1_RD, CNS) // read [stk], read reg1, const
IF_DEF(SWR_RRD_CNS, IS_SF_WR|IS_R1_RD, CNS) // write [stk], read reg1, const
IF_DEF(SRW_RRD_CNS, IS_SF_RW|IS_R1_RD, CNS) // r/w [stk], read reg1, const
IF_DEF(SWR_RRD_RRD, IS_SF_WR|IS_R1_RD|IS_R2_RD, NONE) // write [stk], read reg1, read reg2
IF_DEF(RRD_SRD, IS_R1_RD|IS_SF_RD, NONE) // read reg1, read [stk]
IF_DEF(RWR_SRD, IS_R1_WR|IS_SF_RD, NONE) // write reg1, read [stk]
IF_DEF(RRW_SRD, IS_R1_RW|IS_SF_RD, NONE) // r/w reg1, read [stk]
IF_DEF(RRD_SRD_CNS, IS_R1_RD|IS_SF_RD, CNS) // read reg1, read [stk], const
IF_DEF(RWR_SRD_CNS, IS_R1_WR|IS_SF_RD, CNS) // write reg1, read [stk], const
IF_DEF(RRW_SRD_CNS, IS_R1_RW|IS_SF_RD, CNS) // r/w reg1, read [stk], const
IF_DEF(RRD_SRD_RRD, IS_R1_RD|IS_SF_RD|IS_R2_RD, NONE) // read reg1, read [stk], read reg2
IF_DEF(RWR_SRD_RRD, IS_R1_WR|IS_SF_RD|IS_R2_RD, NONE) // write reg1, read [stk], read reg2
IF_DEF(RRW_SRD_RRD, IS_R1_RW|IS_SF_RD|IS_R2_RD, NONE) // r/w reg1, read [stk], read reg2
IF_DEF(RRD_RRD_SRD, IS_R1_RD|IS_R2_RD|IS_SF_RD, NONE) // read reg1, read reg2, read [stk]
IF_DEF(RWR_RRD_SRD, IS_R1_WR|IS_R2_RD|IS_SF_RD, NONE) // write reg1, read reg2, read [stk]
IF_DEF(RRW_RRD_SRD, IS_R1_RW|IS_R2_RD|IS_SF_RD, NONE) // r/w reg1, read reg2, read [stk]
IF_DEF(RWR_RWR_SRD, IS_R1_WR|IS_R2_WR|IS_SF_RD, NONE) // write reg1, write reg2, read [stk]
IF_DEF(RWR_RRD_SRD_CNS, IS_R1_WR|IS_R2_RD|IS_SF_RD, CNS) // write reg1, read reg2, read [stk], const
IF_DEF(RWR_RRD_SRD_RRD, IS_R1_WR|IS_R2_RD|IS_SF_RD|IS_R3_RD, CNS) // write reg1, read reg2, read [stk], read reg3
//----------------------------------------------------------------------------
// The following formats are used for indirect address modes
//----------------------------------------------------------------------------
IF_DEF(ARD, IS_AM_RD, SPEC) // read [adr] (indirect call req. SPEC)
IF_DEF(AWR, IS_AM_WR, AMD) // write [adr]
IF_DEF(ARW, IS_AM_RW, AMD) // r/w [adr]
IF_DEF(ARD_CNS, IS_AM_RD, AMD_CNS) // read [adr], const
IF_DEF(AWR_CNS, IS_AM_WR, AMD_CNS) // write [adr], const
IF_DEF(ARW_CNS, IS_AM_RW, AMD_CNS) // r/w [adr], const
IF_DEF(ARW_SHF, IS_AM_RW, AMD_CNS) // r/w [adr], shift
IF_DEF(ARD_RRD, IS_AM_RD|IS_R1_RD, AMD) // read [adr], read reg1
IF_DEF(AWR_RRD, IS_AM_WR|IS_R1_RD, AMD) // write [adr], read reg1
IF_DEF(ARW_RRD, IS_AM_RW|IS_R1_RD, AMD) // r/w [adr], read reg1
IF_DEF(ARW_RRW, IS_AM_RW|IS_R1_RW, AMD) // r/w [adr], r/w reg1 - for XCHG [adr], reg1
IF_DEF(ARD_RRD_CNS, IS_AM_RD|IS_R1_RD, AMD_CNS) // read [adr], read reg1, const
IF_DEF(AWR_RRD_CNS, IS_AM_WR|IS_R1_RD, AMD_CNS) // write [adr], read reg1, const
IF_DEF(ARW_RRD_CNS, IS_AM_RW|IS_R1_RD, AMD_CNS) // r/w [adr], read reg1, const
IF_DEF(AWR_RRD_RRD, IS_AM_WR|IS_R1_RD|IS_R2_RD, AMD_CNS) // write [adr], read reg1, read reg2
IF_DEF(RRD_ARD, IS_R1_RD|IS_AM_RD, AMD) // read reg1, read [adr]
IF_DEF(RWR_ARD, IS_R1_WR|IS_AM_RD, AMD) // write reg1, read [adr]
IF_DEF(RRW_ARD, IS_R1_RW|IS_AM_RD, AMD) // r/w reg1, read [adr]
IF_DEF(RRD_ARD_CNS, IS_R1_RD|IS_AM_RD, AMD_CNS) // read reg1, read [adr], const
IF_DEF(RWR_ARD_CNS, IS_R1_WR|IS_AM_RD, AMD_CNS) // write reg1, read [adr], const
IF_DEF(RRW_ARD_CNS, IS_R1_RW|IS_AM_RD, AMD_CNS) // r/w reg1, read [adr], const
IF_DEF(RRD_ARD_RRD, IS_R1_RD|IS_AM_RD|IS_R2_RD, AMD) // read reg1, read [adr], read reg2
IF_DEF(RWR_ARD_RRD, IS_R1_WR|IS_AM_RD|IS_R2_RD, AMD) // write reg1, read [adr], read reg2
IF_DEF(RRW_ARD_RRD, IS_R1_RW|IS_AM_RD|IS_R2_RD, AMD) // r/w reg1, read [adr], read reg2
IF_DEF(RRD_RRD_ARD, IS_R1_RD|IS_R2_RD|IS_AM_RD, AMD) // read reg1, read reg2, read [adr]
IF_DEF(RWR_RRD_ARD, IS_R1_WR|IS_R2_RD|IS_AM_RD, AMD) // write reg1, read reg2, read [adr]
IF_DEF(RRW_RRD_ARD, IS_R1_RW|IS_R2_RD|IS_AM_RD, AMD) // r/w reg1, read reg2, read [adr]
IF_DEF(RWR_RWR_ARD, IS_R1_WR|IS_R2_WR|IS_AM_RD, AMD) // write reg1, write reg2, read [adr]
IF_DEF(RWR_RRD_ARD_CNS, IS_R1_WR|IS_R2_RD|IS_AM_RD, AMD_CNS) // write reg1, read reg2, read [adr], const
IF_DEF(RWR_RRD_ARD_RRD, IS_R1_WR|IS_R2_RD|IS_AM_RD|IS_R3_RD, AMD_CNS) // write reg1, read reg2, read [adr], read reg3
//////////////////////////////////////////////////////////////////////////////
#undef IF_DEF
//////////////////////////////////////////////////////////////////////////////
#endif // DEFINE_IS_OPS
#endif // DEFINE_ID_OPS
//////////////////////////////////////////////////////////////////////////////
// clang-format on